This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
437
Commits
1
Branch
0
Tags
13
MiB
56ecdff52d
Commit Graph
3 Commits
Author
SHA1
Message
Date
Yunsup Lee
1cfd9f5a0e
add LICENSE
2014-09-12 10:15:04 -07:00
Andrew Waterman
cfa86dba4f
add FPGA test bench
...
The memory models now support back pressure on the response.
2013-05-02 04:59:32 -07:00
Andrew Waterman
d911e635d6
simplify c++ memory models; support +dramsim flag
...
works for both vlsi and emulator
2012-12-04 07:04:26 -08:00