riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
5,081 Commits 1 Branch 0 Tags
026fa14bf800746027c674f6db02d74983a06284
Commit Graph
1 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Henry StylesandWesley W. Terpstra f7330028cc Add optional frontbus for peripherals mastering into SBus. Switch FF and Buffer order on non-tile masters into SBus. Buffer non-L2 side of splitter 2017-08-30 14:22:49 -07:00