riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

disable vector unit by default

Browse Source
This commit is contained in:
Andrew Waterman committed 2012-02-15 18:58:41 -08:00
1 parent 8b3b3abd3d
commit fc5ba769da
1 file changed
+1 -1
Download Patch File Download Diff File Expand all files Collapse all files
rocket/src/main/scala/consts.scala
+1 -1
View File
@@ -193,7 +193,7 @@ object Constants
val HAVE_RVC = false val HAVE_RVC = false
val HAVE_FPU = true val HAVE_FPU = true
val HAVE_VEC = true val HAVE_VEC = false
val FPU_N = UFix(0, 1); val FPU_N = UFix(0, 1);
val FPU_Y = if (HAVE_FPU) UFix(1, 1) else FPU_N; val FPU_Y = if (HAVE_FPU) UFix(1, 1) else FPU_N;