tilelink2: add a rational clock crossing adapter
This commit is contained in:
@ -30,6 +30,7 @@ class WithTLSimpleUnitTests extends Config((site, here, up) => {
|
||||
Module(new uncore.tilelink2.TLRAMSimpleTest(16)),
|
||||
Module(new uncore.tilelink2.TLRR0Test),
|
||||
Module(new uncore.tilelink2.TLRR1Test),
|
||||
Module(new uncore.tilelink2.TLRAMRationalCrossingTest),
|
||||
Module(new uncore.tilelink2.TLRAMAsyncCrossingTest) ) }
|
||||
})
|
||||
|
||||
|
Reference in New Issue
Block a user