riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

AsyncCrossing: disambiguate the file name

This commit is contained in:
Wesley W. Terpstra 2017-01-26 14:32:27 -08:00
parent 5cf4b0632d
commit 4b70386393
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/uncore/tilelink2/Crossing.scala → src/main/scala/uncore/tilelink2/AsyncCrossing.scala
View File

@ -137,7 +137,7 @@ class TLAsyncCrossing(depth: Int = 8, sync: Int = 3)(implicit p: Parameters) ext
/** Synthesizeable unit tests */
import unittest._
class TLRAMCrossing(implicit p: Parameters) extends LazyModule {
class TLRAMAsyncCrossing(implicit p: Parameters) extends LazyModule {
val model = LazyModule(new TLRAMModel)
val ram = LazyModule(new TLRAM(AddressSet(0x0, 0x3ff)))
val fuzz = LazyModule(new TLFuzzer(5000))
@ -168,6 +168,6 @@ class TLRAMCrossing(implicit p: Parameters) extends LazyModule {
}
}
class TLRAMCrossingTest(implicit p: Parameters) extends UnitTest(timeout = 500000) {
io.finished := Module(LazyModule(new TLRAMCrossing).module).io.finished
class TLRAMAsyncCrossingTest(implicit p: Parameters) extends UnitTest(timeout = 500000) {
io.finished := Module(LazyModule(new TLRAMAsyncCrossing).module).io.finished
}

2
src/main/scala/unittest/Configs.scala
View File

@ -30,7 +30,7 @@ class WithTLSimpleUnitTests extends Config((site, here, up) => {
Module(new uncore.tilelink2.TLRAMSimpleTest(16)),
Module(new uncore.tilelink2.TLRR0Test),
Module(new uncore.tilelink2.TLRR1Test),
Module(new uncore.tilelink2.TLRAMCrossingTest) ) }
Module(new uncore.tilelink2.TLRAMAsyncCrossingTest) ) }
})
class WithTLWidthUnitTests extends Config((site, here, up) => {