riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

cleanup

Browse Source
This commit is contained in:
Rimas Avizienis 2011-11-15 18:06:41 -08:00
parent ae98956e6b
commit fc0f20643a
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
rocket/src/main/scala/instructions.scala
View File

@ -93,8 +93,6 @@ object Instructions
val RDCYCLE = Bits("b?????_00000_00000_0000000100_1110111",32);
val RDTIME = Bits("b?????_00000_00000_0000001100_1110111",32);
val RDINSTRET = Bits("b?????_00000_00000_0000010100_1110111",32);
val MOVZ = Bits("b?????_?????_?????_0000000101_1110111",32);
val MOVN = Bits("b?????_?????_?????_0000001101_1110111",32);
val EI = Bits("b?????_00000_00000_0000000000_1111011",32);
val DI = Bits("b?????_00000_00000_0000000001_1111011",32);
val MFPCR = Bits("b?????_00000_?????_0000000010_1111011",32);
@ -171,6 +169,8 @@ object Instructions
val FENCE_G_V = Bits("b?????_?????_????????????_101_0101111",32);
val FENCE_L_CV = Bits("b?????_?????_????????????_110_0101111",32);
val FENCE_G_CV = Bits("b?????_?????_????????????_111_0101111",32);
val MOVZ = Bits("b?????_?????_?????_0000000101_1110111",32);
val MOVN = Bits("b?????_?????_?????_0000001101_1110111",32);
val STOP = Bits("b00000_00000_00000_0000000010_1110111",32);
val UTIDX = Bits("b?????_00000_00000_0000000011_1110111",32);
val VLD = Bits("b?????_?????_00000_0000000011_0001011",32);