riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

make sure cached generator actually drives finished signal

Browse Source
This commit is contained in:
Howard Mao 2015-11-11 18:45:36 -08:00
parent eeda3dd770
commit f93872d6b4
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
groundtest/src/main/scala/generator.scala
View File

@ -189,6 +189,8 @@ class HellaCacheGenerator(id: Int)
when (req_wrap) { sending := Bool(false); state := s_finished } when (req_wrap) { sending := Bool(false); state := s_finished }
io.finished := (state === s_finished)
assert(!io.mem.resp.valid || !io.mem.resp.bits.has_data || assert(!io.mem.resp.valid || !io.mem.resp.bits.has_data ||
io.mem.resp.bits.data === req_data, io.mem.resp.bits.data === req_data,
s"Received incorrect data in cached generator ${id}") s"Received incorrect data in cached generator ${id}")