riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

depend on external cde library

Browse Source
This commit is contained in:
Henry Cook
2015-10-21 18:16:44 -07:00
parent 02d113b39f
commit f8594da1d3
10 changed files with 58 additions and 53 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
uncore/src/main/scala/tilelink.scala
View File

@ -4,6 +4,7 @@ package uncore
import Chisel._
import junctions._
import scala.math.max
import cde.{Parameters, Field}
case object TLId extends Field[String]
case class TLKey(id: String) extends Field[TileLinkParameters]
@ -659,7 +660,7 @@ class GrantMetadata(implicit p: Parameters) extends ManagerToClientChannel()(p)
def isVoluntary(dummy: Int = 0): Bool = isBuiltInType() && (g_type === Grant.voluntaryAckType)
def requiresAck(dummy: Int = 0): Bool = !Bool(tlNetworkPreservesPointToPointOrdering) && !isVoluntary()
def makeFinish(dummy: Int = 0): Finish = {
val f = Wire(Bundle(new Finish))
val f = Wire(new Finish)
f.manager_xact_id := this.manager_xact_id
f
}