riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

axi4: implement a diplomatic AXI4 clock crossing (#1049)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-10-12 00:05:45 -07:00
committed by GitHub
parent b64609bfe8
commit f82e441426
6 changed files with 165 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/unittest/Configs.scala
View File

@ -30,7 +30,8 @@ class WithAMBAUnitTests extends Config((site, here, up) => {
Module(new APBBridgeTest(false,txns=6*txns, timeout=timeout)),
Module(new AXI4LiteFuzzRAMTest(txns=6*txns, timeout=timeout)),
Module(new AXI4FullFuzzRAMTest(txns=3*txns, timeout=timeout)),
Module(new AXI4BridgeTest( txns=3*txns, timeout=timeout))) }
Module(new AXI4BridgeTest( txns=3*txns, timeout=timeout)),
Module(new AXI4RAMAsyncCrossingTest(txns=3*txns, timeout=timeout))) }
})
class WithTLSimpleUnitTests extends Config((site, here, up) => {