riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

unit tests: all should accept timeout override

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-05-17 14:02:59 -07:00
1 parent 4acc302158
commit f6f40b1442
17 files changed
+22 -22
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/uncore/tilelink2/Nodes.scala
+1 -1
View File
@@ -106,7 +106,7 @@ case class TLInternalInputNode(portParams: Seq[TLClientPortParameters]) extends
/** Synthesizeable unit tests */
import unittest._
class TLInputNodeTest()(implicit p: Parameters) extends UnitTest(500000) {
class TLInputNodeTest(timeout: Int = 500000)(implicit p: Parameters) extends UnitTest(timeout) {
class Acceptor extends LazyModule {
val node = TLInputNode()
val tlram = LazyModule(new TLRAM(AddressSet(0x54321000, 0xfff)))