riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

unit tests: all should accept timeout override

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-05-17 11:37:23 -07:00
parent 4acc302158
commit f6f40b1442
17 changed files with 22 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/uncore/axi4/Test.scala
View File

@@ -34,7 +34,7 @@ class AXI4LiteFuzzRAM()(implicit p: Parameters) extends LazyModule
}
}
class AXI4LiteFuzzRAMTest()(implicit p: Parameters) extends UnitTest(500000) {
class AXI4LiteFuzzRAMTest(timeout: Int = 500000)(implicit p: Parameters) extends UnitTest(timeout) {
val dut = Module(LazyModule(new AXI4LiteFuzzRAM).module)
io.finished := dut.io.finished
}
@@ -57,7 +57,7 @@ class AXI4FullFuzzRAM()(implicit p: Parameters) extends LazyModule
}
}
class AXI4FullFuzzRAMTest(implicit p: Parameters) extends UnitTest(500000) {
class AXI4FullFuzzRAMTest(timeout: Int = 500000)(implicit p: Parameters) extends UnitTest(timeout) {
val dut = Module(LazyModule(new AXI4FullFuzzRAM).module)
io.finished := dut.io.finished
}
@@ -132,7 +132,7 @@ class AXI4FuzzBridge()(implicit p: Parameters) extends LazyModule
}
}
class AXI4BridgeTest()(implicit p: Parameters) extends UnitTest(500000) {
class AXI4BridgeTest(timeout: Int = 500000)(implicit p: Parameters) extends UnitTest(timeout) {
val dut = Module(LazyModule(new AXI4FuzzBridge).module)
io.finished := dut.io.finished
}