riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

debug: Remove workaround for Chisel 3 #527

Browse Source
This commit is contained in:
Megan Wachs 2017-11-27 10:50:15 -08:00
parent 5155eb6059
commit f554ad7e2c
1 changed files with 1 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/devices/debug/Debug.scala
View File

@ -521,14 +521,10 @@ class TLDebugModuleInner(device: Device, getNComponents: () => Int)(implicit p:
DMSTATUSRdData.authenticated := true.B // Not implemented DMSTATUSRdData.authenticated := true.B // Not implemented
DMSTATUSRdData.version := 2.U // Version 0.13 DMSTATUSRdData.version := 2.U // Version 0.13
// Chisel3 Issue #527 , have to do intermediate assignment.
val unavailVec = Wire(init = Vec.fill(nComponents){false.B})
unavailVec := io.debugUnavail
when (selectedHartReg >= nComponents.U) { when (selectedHartReg >= nComponents.U) {
DMSTATUSRdData.allnonexistent := true.B DMSTATUSRdData.allnonexistent := true.B
DMSTATUSRdData.anynonexistent := true.B DMSTATUSRdData.anynonexistent := true.B
}.elsewhen (unavailVec(selectedHartReg)) { }.elsewhen (io.debugUnavail(selectedHartReg)) {
DMSTATUSRdData.allunavail := true.B DMSTATUSRdData.allunavail := true.B
DMSTATUSRdData.anyunavail := true.B DMSTATUSRdData.anyunavail := true.B
}.elsewhen (haltedBitRegs(selectedHartReg)) { }.elsewhen (haltedBitRegs(selectedHartReg)) {