riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

wrap TestHarness latency pipe in module

Browse Source
This commit is contained in:
Howard Mao 2016-09-13 15:34:42 -07:00
parent f5db83a72f
commit f363f5f709
1 changed files with 15 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/main/scala/rocketchip/TestHarness.scala
View File

@ -176,10 +176,22 @@ class JTAGVPI(implicit val p: Parameters) extends BlackBox {
}
}
object LatencyPipe {
class LatencyPipe[T <: Data](typ: T, latency: Int) extends Module {
val io = new Bundle {
val in = Decoupled(typ).flip
val out = Decoupled(typ)
}
def doN[T](n: Int, func: T => T, in: T): T =
(0 until n).foldLeft(in)((last, _) => func(last))
def apply[T <: Data](in: DecoupledIO[T], latency: Int): DecoupledIO[T] =
doN(latency, (last: DecoupledIO[T]) => Queue(last, 1, pipe=true), in)
io.out <> doN(latency, (last: DecoupledIO[T]) => Queue(last, 1, pipe=true), io.in)
}
object LatencyPipe {
def apply[T <: Data](in: DecoupledIO[T], latency: Int): DecoupledIO[T] = {
val pipe = Module(new LatencyPipe(in.bits, latency))
pipe.io.in <> in
pipe.io.out
}
}