riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

allow configuration of rocket ICache buffering

Browse Source
This commit is contained in:
Howard Mao
2015-12-02 17:18:39 -08:00
parent ebf2417a32
commit f35b83d3ca
2 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket

Submodule rocket updated: 57cc12f1b2...b08f86b4fb

2
src/main/scala/Configs.scala
View File

@@ -89,6 +89,7 @@ class DefaultConfig extends Config (
case RowBits => findBy(CacheName)
case NTLBEntries => findBy(CacheName)
case CacheIdBits => findBy(CacheName)
case ICacheBufferWays => Knob("L1I_BUFFER_WAYS")
case "L1I" => {
case NSets => Knob("L1I_SETS") //64
case NWays => Knob("L1I_WAYS") //4
@@ -207,6 +208,7 @@ class DefaultConfig extends Config (
case "L1D_WAYS" => 4
case "L1I_SETS" => 64
case "L1I_WAYS" => 4
case "L1I_BUFFER_WAYS" => false
}
)
class DefaultVLSIConfig extends DefaultConfig