riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 Nodes: generalize a node into inner and outer halves

Browse Source 
This lets us create nodes which transform from one bus to another.
This commit is contained in:
Wesley W. Terpstra
2016-09-29 14:30:19 -07:00
parent ceb9c53c7d
commit f2e438833c
4 changed files with 128 additions and 82 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/uncore/tilelink2/Parameters.scala
View File

@ -146,10 +146,10 @@ object AddressSet
case class TLManagerParameters(
address: Seq[AddressSet],
sinkId: IdRange = IdRange(0, 1),
regionType: RegionType.T = RegionType.GET_EFFECTS,
executable: Boolean = false, // processor can execute from this memory
nodePath: Seq[TLBaseNode] = Seq(),
sinkId: IdRange = IdRange(0, 1),
regionType: RegionType.T = RegionType.GET_EFFECTS,
executable: Boolean = false, // processor can execute from this memory
nodePath: Seq[RootNode] = Seq(),
// Supports both Acquire+Release+Finish of these sizes
supportsAcquire: TransferSizes = TransferSizes.none,
supportsArithmetic: TransferSizes = TransferSizes.none,
@ -292,8 +292,8 @@ case class TLManagerPortParameters(
}
case class TLClientParameters(
sourceId: IdRange = IdRange(0,1),
nodePath: Seq[TLBaseNode] = Seq(),
sourceId: IdRange = IdRange(0,1),
nodePath: Seq[RootNode] = Seq(),
// Supports both Probe+Grant of these sizes
supportsProbe: TransferSizes = TransferSizes.none,
supportsArithmetic: TransferSizes = TransferSizes.none,