riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge branch 'master' into add-rv32-support

Browse Source
This commit is contained in:
Andrew Waterman 2016-03-10 19:33:04 -08:00
commit f2ded2721d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/Configs.scala
View File

@ -118,7 +118,7 @@ class DefaultConfig extends Config (
case RowBits => 4*site(CoreInstBits)
case NTLBEntries => 8
case CacheIdBits => 0
case SplitMetadata => false
case SplitMetadata => false
}:PF
case "L1D" => {
case NSets => Knob("L1D_SETS") //64
@ -126,7 +126,7 @@ class DefaultConfig extends Config (
case RowBits => 2*site(CoreDataBits)
case NTLBEntries => 8
case CacheIdBits => 0
case SplitMetadata => false
case SplitMetadata => false
}:PF
case ECCCode => None
case Replacer => () => new RandomReplacement(site(NWays))