riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

PatternPusher: can now expect a certain output (#952)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-08-11 18:10:27 -07:00 committed by GitHub
parent baf769f924
commit f191bb994c
1 changed files with 14 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/main/scala/tilelink/PatternPusher.scala
View File

@ -6,11 +6,13 @@ import Chisel._
import chisel3.internal.sourceinfo.SourceInfo import chisel3.internal.sourceinfo.SourceInfo
import freechips.rocketchip.config.Parameters import freechips.rocketchip.config.Parameters
import freechips.rocketchip.diplomacy._ import freechips.rocketchip.diplomacy._
import freechips.rocketchip.util._
sealed trait Pattern { trait Pattern {
def address: BigInt def address: BigInt
def size: Int def size: Int
def bits(edge: TLEdgeOut): (Bool, TLBundleA) def bits(edge: TLEdgeOut): (Bool, TLBundleA)
def dataIn: Option[BigInt] = None
require ((address & ((BigInt(1) << size) - 1)) == 0) require ((address & ((BigInt(1) << size) - 1)) == 0)
} }
@ -25,6 +27,12 @@ case class ReadPattern(address: BigInt, size: Int) extends Pattern
def bits(edge: TLEdgeOut) = edge.Get(UInt(0), UInt(address), UInt(size)) def bits(edge: TLEdgeOut) = edge.Get(UInt(0), UInt(address), UInt(size))
} }
case class ReadExpectPattern(address: BigInt, size: Int, data: BigInt) extends Pattern
{
def bits(edge: TLEdgeOut) = edge.Get(UInt(0), UInt(address), UInt(size))
override def dataIn = Some(data)
}
class TLPatternPusher(name: String, pattern: Seq[Pattern])(implicit p: Parameters) extends LazyModule class TLPatternPusher(name: String, pattern: Seq[Pattern])(implicit p: Parameters) extends LazyModule
{ {
val node = TLClientNode(Seq(TLClientPortParameters(Seq(TLClientParameters(name = name))))) val node = TLClientNode(Seq(TLClientPortParameters(Seq(TLClientParameters(name = name)))))
@ -51,6 +59,11 @@ class TLPatternPusher(name: String, pattern: Seq[Pattern])(implicit p: Parameter
val a = io.tl_out(0).a val a = io.tl_out(0).a
val d = io.tl_out(0).d val d = io.tl_out(0).d
// Expected response?
val check = Vec(pattern.map(p => Bool(p.dataIn.isDefined)))(step) holdUnless a.fire()
val expect = Vec(pattern.map(p => UInt(p.dataIn.getOrElse(BigInt(0)))))(step) holdUnless a.fire()
assert (!check || !d.fire() || expect === d.bits.data)
when (a.fire()) { when (a.fire()) {
flight := Bool(true) flight := Bool(true)
step := step + UInt(1) step := step + UInt(1)