riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tie off finish signals in tilelink wrapper and unwrapper

Browse Source
This commit is contained in:
Howard Mao 2016-09-03 20:43:11 -07:00
parent 66de89c4db
commit f0ab6d0214
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/uncore/converters/Tilelink.scala
View File

@ -44,6 +44,7 @@ class ClientTileLinkIOWrapper(implicit p: Parameters) extends TLModule()(p) {
io.in.grant <> io.out.grant
io.out.probe.ready := Bool(true)
io.out.release.valid := Bool(false)
io.out.finish.valid := Bool(false)
}
class ClientTileLinkIOUnwrapper(implicit p: Parameters) extends TLModule()(p) {
@ -144,6 +145,15 @@ class ClientTileLinkIOUnwrapper(implicit p: Parameters) extends TLModule()(p) {
io.out.grant.ready := io.in.grant.ready
io.in.probe.valid := Bool(false)
io.in.finish.ready := Bool(false)
}
object TileLinkIOUnwrapper {
def apply(in: ClientTileLinkIO)(implicit p: Parameters): ClientUncachedTileLinkIO = {
val unwrapper = Module(new ClientTileLinkIOUnwrapper)
unwrapper.io.in <> in
unwrapper.io.out
}
}
object TileLinkWidthAdapter {