riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

get rid of TL -> AXI buffering and fix SimpleHellaCacheIF for non-blocking DCache

Browse Source
This commit is contained in:
Howard Mao
2016-07-07 19:01:27 -07:00
parent 32ee5432dd
commit eeac405ef8
4 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
junctions

Submodule junctions updated: 46db745fe3...027f3d7fa6

2
rocket

Submodule rocket updated: d972677a0c...5c87faad33

1
src/main/scala/Configs.scala
View File

@ -308,7 +308,6 @@ class BaseConfig extends Config (
case ConfigString => makeConfigString() case ConfigString => makeConfigString()
case GlobalAddrMap => globalAddrMap case GlobalAddrMap => globalAddrMap
case EnableL2Logging => false case EnableL2Logging => false
case NastiResponseBufferDepth => site(MIFDataBeats) * site(NAcquireTransactors)
case _ => throw new CDEMatchError case _ => throw new CDEMatchError
}}, }},
knobValues = { knobValues = {

2
uncore

Submodule uncore updated: bc6679ecd5...73ef0649f3