riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Merge remote-tracking branch 'origin' into testharness-refactor

Browse Source
This commit is contained in:
Henry Cook committed 2016-09-20 13:03:21 -07:00
2 parents b97a0947a9 74fc7c5803
commit ed91e9a89b
30 files changed
+335 -174
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/coreplex/Configs.scala
+1 -2
View File
@@ -124,8 +124,7 @@ class BaseCoreplexConfig extends Config (
case UseCompressed => true
case DMKey => new DefaultDebugModuleConfig(site(NTiles), site(XLen))
case NCustomMRWCSRs => 0
case ResetVector => BigInt(0x1000)
case MtvecInit => BigInt(0x1010)
case MtvecInit => None
case MtvecWritable => true
//Uncore Paramters
case LNEndpoints => site(TLKey(site(TLId))).nManagers + site(TLKey(site(TLId))).nClients