riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip: traits for adding external TL2 ports

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-11-23 15:37:08 -08:00
parent 4b9dc78951
commit e87f54d4f7
2 changed files with 79 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/rocketchip/Configs.scala
View File

@ -28,8 +28,9 @@ class BasePlatformConfig extends Config(
case PeripheryBusArithmetic => true
// Note that PLIC asserts that this is > 0.
case IncludeJtagDTM => false
case ExtMem => AXIMasterConfig(0x80000000L, 0x10000000L, 8, 4)
case ExtBus => AXIMasterConfig(0x60000000L, 0x20000000L, 8, 4)
case ExtMem => MasterConfig(base=0x80000000L, size=0x10000000L, beatBytes=8, idBits=4)
case ExtBus => MasterConfig(base=0x60000000L, size=0x20000000L, beatBytes=8, idBits=4)
case ExtIn => SlaveConfig(beatBytes=8, idBits=8, sourceBits=2)
case RTCPeriod => 100 // gives 10 MHz RTC assuming 1 GHz uncore clock
case _ => throw new CDEMatchError
})