riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #989 from freechipsproject/config-cleanups

Browse Source 
Clean up various Configs/Fields/Params
This commit is contained in:
Henry Cook 2017-09-15 13:45:15 -07:00 committed by GitHub
commit e8702e2687
22 changed files with 80 additions and 85 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/config/Config.scala
View File

@ -5,7 +5,7 @@ package freechips.rocketchip.config
abstract class Field[T] private (val default: Option[T]) abstract class Field[T] private (val default: Option[T])
{ {
def this() = this(None) def this() = this(None)
def this(x: T) = this(Some(x)) def this(default: T) = this(Some(default))
} }
abstract class View { abstract class View {

48
src/main/scala/coreplex/Configs.scala
View File

@ -16,25 +16,17 @@ import freechips.rocketchip.util._
class BaseCoreplexConfig extends Config ((site, here, up) => { class BaseCoreplexConfig extends Config ((site, here, up) => {
// Tile parameters // Tile parameters
case PgLevels => if (site(XLen) == 64) 3 /* Sv39 */ else 2 /* Sv32 */ case PgLevels => if (site(XLen) == 64) 3 /* Sv39 */ else 2 /* Sv32 */
case ASIdBits => 0
case XLen => 64 // Applies to all cores case XLen => 64 // Applies to all cores
case MaxHartIdBits => log2Up(site(RocketTilesKey).size) case MaxHartIdBits => log2Up(site(RocketTilesKey).size)
case BuildCore => (p: Parameters) => new Rocket()(p) case BuildCore => (p: Parameters) => new Rocket()(p)
case RocketTilesKey => Nil // Will be added by partial configs found below
// Interconnect parameters // Interconnect parameters
case RocketCrossing => SynchronousCrossing() case SystemBusKey => SystemBusParams(beatBytes = site(XLen)/8, blockBytes = site(CacheBlockBytes))
case BroadcastParams => BroadcastParams() case PeripheryBusKey => PeripheryBusParams(beatBytes = site(XLen)/8, blockBytes = site(CacheBlockBytes))
case BankedL2Params => BankedL2Params() case MemoryBusKey => MemoryBusParams(beatBytes = site(XLen)/8, blockBytes = site(CacheBlockBytes))
case SystemBusParams => SystemBusParams(beatBytes = site(XLen)/8, blockBytes = site(CacheBlockBytes)) // Additional device Parameters
case PeripheryBusParams => PeripheryBusParams(beatBytes = site(XLen)/8, blockBytes = site(CacheBlockBytes)) case ErrorParams => ErrorParams(Seq(AddressSet(0x3000, 0xfff)))
case MemoryBusParams => MemoryBusParams(beatBytes = 8, blockBytes = site(CacheBlockBytes)) case BootROMParams => BootROMParams(contentFileName = "./bootrom/bootrom.img")
case CacheBlockBytes => 64
// Device parameters
case DebugModuleParams => DefaultDebugModuleParams(site(XLen)) case DebugModuleParams => DefaultDebugModuleParams(site(XLen))
case PLICParams => PLICParams()
case ClintParams => ClintParams()
case DTSTimebase => BigInt(1000000) // 1 MHz
case TLBusDelayProbability => 0.0
}) })
/* Composable partial function Configs to set individual parameters */ /* Composable partial function Configs to set individual parameters */
@ -47,11 +39,11 @@ class WithNBigCores(n: Int) extends Config((site, here, up) => {
mulEarlyOut = true, mulEarlyOut = true,
divEarlyOut = true))), divEarlyOut = true))),
dcache = Some(DCacheParams( dcache = Some(DCacheParams(
rowBits = site(SystemBusParams).beatBits, rowBits = site(SystemBusKey).beatBits,
nMSHRs = 0, nMSHRs = 0,
blockBytes = site(CacheBlockBytes))), blockBytes = site(CacheBlockBytes))),
icache = Some(ICacheParams( icache = Some(ICacheParams(
rowBits = site(SystemBusParams).beatBits, rowBits = site(SystemBusKey).beatBits,
blockBytes = site(CacheBlockBytes)))) blockBytes = site(CacheBlockBytes))))
List.fill(n)(big) ++ up(RocketTilesKey, site) List.fill(n)(big) ++ up(RocketTilesKey, site)
} }
@ -63,14 +55,14 @@ class WithNSmallCores(n: Int) extends Config((site, here, up) => {
core = RocketCoreParams(useVM = false, fpu = None), core = RocketCoreParams(useVM = false, fpu = None),
btb = None, btb = None,
dcache = Some(DCacheParams( dcache = Some(DCacheParams(
rowBits = site(SystemBusParams).beatBits, rowBits = site(SystemBusKey).beatBits,
nSets = 64, nSets = 64,
nWays = 1, nWays = 1,
nTLBEntries = 4, nTLBEntries = 4,
nMSHRs = 0, nMSHRs = 0,
blockBytes = site(CacheBlockBytes))), blockBytes = site(CacheBlockBytes))),
icache = Some(ICacheParams( icache = Some(ICacheParams(
rowBits = site(SystemBusParams).beatBits, rowBits = site(SystemBusKey).beatBits,
nSets = 64, nSets = 64,
nWays = 1, nWays = 1,
nTLBEntries = 4, nTLBEntries = 4,
@ -89,7 +81,7 @@ class WithNTinyCores(n: Int) extends Config((site, here, up) => {
mulDiv = Some(MulDivParams(mulUnroll = 8))), mulDiv = Some(MulDivParams(mulUnroll = 8))),
btb = None, btb = None,
dcache = Some(DCacheParams( dcache = Some(DCacheParams(
rowBits = site(SystemBusParams).beatBits, rowBits = site(SystemBusKey).beatBits,
nSets = 256, // 16Kb scratchpad nSets = 256, // 16Kb scratchpad
nWays = 1, nWays = 1,
nTLBEntries = 4, nTLBEntries = 4,
@ -97,7 +89,7 @@ class WithNTinyCores(n: Int) extends Config((site, here, up) => {
blockBytes = site(CacheBlockBytes), blockBytes = site(CacheBlockBytes),
scratch = Some(0x80000000L))), scratch = Some(0x80000000L))),
icache = Some(ICacheParams( icache = Some(ICacheParams(
rowBits = site(SystemBusParams).beatBits, rowBits = site(SystemBusKey).beatBits,
nSets = 64, nSets = 64,
nWays = 1, nWays = 1,
nTLBEntries = 4, nTLBEntries = 4,
@ -107,11 +99,11 @@ class WithNTinyCores(n: Int) extends Config((site, here, up) => {
}) })
class WithNBanksPerMemChannel(n: Int) extends Config((site, here, up) => { class WithNBanksPerMemChannel(n: Int) extends Config((site, here, up) => {
case BankedL2Params => up(BankedL2Params, site).copy(nBanksPerChannel = n) case BankedL2Key => up(BankedL2Key, site).copy(nBanksPerChannel = n)
}) })
class WithNTrackersPerBank(n: Int) extends Config((site, here, up) => { class WithNTrackersPerBank(n: Int) extends Config((site, here, up) => {
case BroadcastParams => up(BroadcastParams, site).copy(nTrackers = n) case BroadcastKey => up(BroadcastKey, site).copy(nTrackers = n)
}) })
// This is the number of icache sets for all Rocket tiles // This is the number of icache sets for all Rocket tiles
@ -143,7 +135,7 @@ class WithCacheBlockBytes(linesize: Int) extends Config((site, here, up) => {
}) })
class WithBufferlessBroadcastHub extends Config((site, here, up) => { class WithBufferlessBroadcastHub extends Config((site, here, up) => {
case BroadcastParams => up(BroadcastParams, site).copy(bufferless = true) case BroadcastKey => up(BroadcastKey, site).copy(bufferless = true)
}) })
/** /**
@ -159,7 +151,7 @@ class WithBufferlessBroadcastHub extends Config((site, here, up) => {
* DO NOT use this configuration. * DO NOT use this configuration.
*/ */
class WithStatelessBridge extends Config((site, here, up) => { class WithStatelessBridge extends Config((site, here, up) => {
case BankedL2Params => up(BankedL2Params, site).copy(coherenceManager = { case (q, _) => case BankedL2Key => up(BankedL2Key, site).copy(coherenceManager = { case (q, _) =>
implicit val p = q implicit val p = q
val cork = LazyModule(new TLCacheCork(unsafe = true)) val cork = LazyModule(new TLCacheCork(unsafe = true))
(cork.node, cork.node) (cork.node, cork.node)
@ -253,7 +245,7 @@ class WithRationalRocketTiles extends Config((site, here, up) => {
}) })
class WithEdgeDataBits(dataBits: Int) extends Config((site, here, up) => { class WithEdgeDataBits(dataBits: Int) extends Config((site, here, up) => {
case MemoryBusParams => up(MemoryBusParams, site).copy(beatBytes = dataBits/8) case MemoryBusKey => up(MemoryBusKey, site).copy(beatBytes = dataBits/8)
case ExtIn => up(ExtIn, site).copy(beatBytes = dataBits/8) case ExtIn => up(ExtIn, site).copy(beatBytes = dataBits/8)
}) })
@ -263,11 +255,11 @@ class WithJtagDTM extends Config ((site, here, up) => {
}) })
class WithNoPeripheryArithAMO extends Config ((site, here, up) => { class WithNoPeripheryArithAMO extends Config ((site, here, up) => {
case PeripheryBusParams => up(PeripheryBusParams, site).copy(arithmetic = false) case PeripheryBusKey => up(PeripheryBusKey, site).copy(arithmetic = false)
}) })
class WithNBitPeripheryBus(nBits: Int) extends Config ((site, here, up) => { class WithNBitPeripheryBus(nBits: Int) extends Config ((site, here, up) => {
case PeripheryBusParams => up(PeripheryBusParams, site).copy(beatBytes = nBits/8) case PeripheryBusKey => up(PeripheryBusKey, site).copy(beatBytes = nBits/8)
}) })
class WithoutTLMonitors extends Config ((site, here, up) => { class WithoutTLMonitors extends Config ((site, here, up) => {
@ -279,7 +271,7 @@ class WithNExtTopInterrupts(nExtInts: Int) extends Config((site, here, up) => {
}) })
class WithNMemoryChannels(n: Int) extends Config((site, here, up) => { class WithNMemoryChannels(n: Int) extends Config((site, here, up) => {
case BankedL2Params => up(BankedL2Params, site).copy(nMemoryChannels = n) case BankedL2Key => up(BankedL2Key, site).copy(nMemoryChannels = n)
}) })
class WithExtMemSize(n: Long) extends Config((site, here, up) => { class WithExtMemSize(n: Long) extends Config((site, here, up) => {

4
src/main/scala/coreplex/FrontBus.scala
View File

@ -15,7 +15,7 @@ case class FrontBusParams(
slaveBuffering: BufferParams = BufferParams.default slaveBuffering: BufferParams = BufferParams.default
) extends TLBusParams ) extends TLBusParams
case object FrontBusParams extends Field[FrontBusParams] case object FrontBusKey extends Field[FrontBusParams]
class FrontBus(params: FrontBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "FrontBus") { class FrontBus(params: FrontBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "FrontBus") {
@ -50,7 +50,7 @@ class FrontBus(params: FrontBusParams)(implicit p: Parameters) extends TLBusWrap
* for use in traits that connect individual devices or external ports. * for use in traits that connect individual devices or external ports.
*/ */
trait HasFrontBus extends HasSystemBus { trait HasFrontBus extends HasSystemBus {
private val frontbusParams = p(FrontBusParams) private val frontbusParams = p(FrontBusKey)
val frontbusBeatBytes = frontbusParams.beatBytes val frontbusBeatBytes = frontbusParams.beatBytes
val fbus = new FrontBus(frontbusParams) val fbus = new FrontBus(frontbusParams)

2
src/main/scala/coreplex/InterruptBus.scala
View File

@ -30,7 +30,7 @@ trait HasInterruptBus {
} }
/** Specifies the number of external interrupts */ /** Specifies the number of external interrupts */
case object NExtTopInterrupts extends Field[Int] case object NExtTopInterrupts extends Field[Int](0)
/** This trait adds externally driven interrupts to the system. /** This trait adds externally driven interrupts to the system.
* However, it should not be used directly; instead one of the below * However, it should not be used directly; instead one of the below

18
src/main/scala/coreplex/MemoryBus.scala
View File

@ -9,13 +9,14 @@ import freechips.rocketchip.tilelink._
import freechips.rocketchip.util._ import freechips.rocketchip.util._
// TODO: applies to all caches, for now // TODO: applies to all caches, for now
case object CacheBlockBytes extends Field[Int] case object CacheBlockBytes extends Field[Int](64)
/** L2 Broadcast Hub configuration */ /** L2 Broadcast Hub configuration */
case class BroadcastParams( case class BroadcastParams(
nTrackers: Int = 4, nTrackers: Int = 4,
bufferless: Boolean = false) bufferless: Boolean = false)
case object BroadcastParams extends Field[BroadcastParams]
case object BroadcastKey extends Field(BroadcastParams())
/** L2 memory subsystem configuration */ /** L2 memory subsystem configuration */
case class BankedL2Params( case class BankedL2Params(
@ -23,14 +24,15 @@ case class BankedL2Params(
nBanksPerChannel: Int = 1, nBanksPerChannel: Int = 1,
coherenceManager: (Parameters, HasMemoryBus) => (TLInwardNode, TLOutwardNode) = { case (q, _) => coherenceManager: (Parameters, HasMemoryBus) => (TLInwardNode, TLOutwardNode) = { case (q, _) =>
implicit val p = q implicit val p = q
val MemoryBusParams(_, blockBytes, _, _) = p(MemoryBusParams) val MemoryBusParams(_, blockBytes, _, _) = p(MemoryBusKey)
val BroadcastParams(nTrackers, bufferless) = p(BroadcastParams) val BroadcastParams(nTrackers, bufferless) = p(BroadcastKey)
val bh = LazyModule(new TLBroadcast(blockBytes, nTrackers, bufferless)) val bh = LazyModule(new TLBroadcast(blockBytes, nTrackers, bufferless))
(bh.node, bh.node) (bh.node, bh.node)
}) { }) {
val nBanks = nMemoryChannels*nBanksPerChannel val nBanks = nMemoryChannels*nBanksPerChannel
} }
case object BankedL2Params extends Field[BankedL2Params]
case object BankedL2Key extends Field(BankedL2Params())
/** Parameterization of the memory-side bus created for each memory channel */ /** Parameterization of the memory-side bus created for each memory channel */
case class MemoryBusParams( case class MemoryBusParams(
@ -40,7 +42,7 @@ case class MemoryBusParams(
slaveBuffering: BufferParams = BufferParams.none slaveBuffering: BufferParams = BufferParams.none
) extends TLBusParams ) extends TLBusParams
case object MemoryBusParams extends Field[MemoryBusParams] case object MemoryBusKey extends Field[MemoryBusParams]
/** Wrapper for creating TL nodes from a bus connected to the back of each mem channel */ /** Wrapper for creating TL nodes from a bus connected to the back of each mem channel */
class MemoryBus(params: MemoryBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "MemoryBus")(p) { class MemoryBus(params: MemoryBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "MemoryBus")(p) {
@ -50,9 +52,9 @@ class MemoryBus(params: MemoryBusParams)(implicit p: Parameters) extends TLBusWr
} }
trait HasMemoryBus extends HasSystemBus with HasPeripheryBus with HasInterruptBus { trait HasMemoryBus extends HasSystemBus with HasPeripheryBus with HasInterruptBus {
private val mbusParams = p(MemoryBusParams) private val mbusParams = p(MemoryBusKey)
private val MemoryBusParams(beatBytes, blockBytes, _, _) = mbusParams private val MemoryBusParams(beatBytes, blockBytes, _, _) = mbusParams
private val l2Params = p(BankedL2Params) private val l2Params = p(BankedL2Key)
val BankedL2Params(nMemoryChannels, nBanksPerChannel, coherenceManager) = l2Params val BankedL2Params(nMemoryChannels, nBanksPerChannel, coherenceManager) = l2Params
val nBanks = l2Params.nBanks val nBanks = l2Params.nBanks
val cacheBlockBytes = blockBytes val cacheBlockBytes = blockBytes

4
src/main/scala/coreplex/PeripheryBus.scala
View File

@ -19,7 +19,7 @@ case class PeripheryBusParams(
) extends TLBusParams { ) extends TLBusParams {
} }
case object PeripheryBusParams extends Field[PeripheryBusParams] case object PeripheryBusKey extends Field[PeripheryBusParams]
class PeripheryBus(params: PeripheryBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "PeripheryBus") { class PeripheryBus(params: PeripheryBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "PeripheryBus") {
@ -42,7 +42,7 @@ class PeripheryBus(params: PeripheryBusParams)(implicit p: Parameters) extends T
* for use in traits that connect individual devices or external ports. * for use in traits that connect individual devices or external ports.
*/ */
trait HasPeripheryBus extends HasSystemBus { trait HasPeripheryBus extends HasSystemBus {
private val pbusParams = p(PeripheryBusParams) private val pbusParams = p(PeripheryBusKey)
val pbusBeatBytes = pbusParams.beatBytes val pbusBeatBytes = pbusParams.beatBytes
val pbus = new PeripheryBus(pbusParams) val pbus = new PeripheryBus(pbusParams)

10
src/main/scala/coreplex/Ports.scala
View File

@ -11,8 +11,8 @@ import freechips.rocketchip.util._
/** Specifies the size and width of external memory ports */ /** Specifies the size and width of external memory ports */
case class MasterPortParams( case class MasterPortParams(
base: Long, base: BigInt,
size: Long, size: BigInt,
beatBytes: Int, beatBytes: Int,
idBits: Int, idBits: Int,
maxXferBytes: Int = 256, maxXferBytes: Int = 256,
@ -86,7 +86,7 @@ trait HasMasterAXI4MMIOPort extends HasSystemBus {
private val device = new SimpleBus("mmio", Nil) private val device = new SimpleBus("mmio", Nil)
val mmio_axi4 = AXI4BlindOutputNode(Seq(AXI4SlavePortParameters( val mmio_axi4 = AXI4BlindOutputNode(Seq(AXI4SlavePortParameters(
slaves = Seq(AXI4SlaveParameters( slaves = Seq(AXI4SlaveParameters(
address = List(AddressSet(BigInt(params.base), params.size-1)), address = List(AddressSet(params.base, params.size-1)),
resources = device.ranges, resources = device.ranges,
executable = params.executable, executable = params.executable,
supportsWrite = TransferSizes(1, params.maxXferBytes), supportsWrite = TransferSizes(1, params.maxXferBytes),
@ -162,7 +162,7 @@ trait HasMasterTLMMIOPort extends HasSystemBus {
private val device = new SimpleBus("mmio", Nil) private val device = new SimpleBus("mmio", Nil)
val mmio_tl = TLBlindOutputNode(Seq(TLManagerPortParameters( val mmio_tl = TLBlindOutputNode(Seq(TLManagerPortParameters(
managers = Seq(TLManagerParameters( managers = Seq(TLManagerParameters(
address = List(AddressSet(BigInt(params.base), params.size-1)), address = List(AddressSet(params.base, params.size-1)),
resources = device.ranges, resources = device.ranges,
executable = params.executable, executable = params.executable,
supportsGet = TransferSizes(1, sbus.blockBytes), supportsGet = TransferSizes(1, sbus.blockBytes),
@ -237,7 +237,7 @@ trait HasSlaveTLPortModuleImp extends LazyMultiIOModuleImp with HasSlaveTLPortBu
/** Memory with AXI port for use in elaboratable test harnesses. */ /** Memory with AXI port for use in elaboratable test harnesses. */
class SimAXIMem(channels: Int, forceSize: BigInt = 0)(implicit p: Parameters) extends LazyModule { class SimAXIMem(channels: Int, forceSize: BigInt = 0)(implicit p: Parameters) extends LazyModule {
val config = p(ExtMem) val config = p(ExtMem)
val totalSize = if (forceSize > 0) forceSize else BigInt(config.size) val totalSize = if (forceSize > 0) forceSize else config.size
val size = totalSize / channels val size = totalSize / channels
require(totalSize % channels == 0) require(totalSize % channels == 0)

2
src/main/scala/coreplex/RTC.scala
View File

@ -8,7 +8,7 @@ import freechips.rocketchip.devices.tilelink.HasPeripheryClint
trait HasRTCModuleImp extends LazyMultiIOModuleImp { trait HasRTCModuleImp extends LazyMultiIOModuleImp {
val outer: HasPeripheryClint val outer: HasPeripheryClint
private val pbusFreq = outer.p(PeripheryBusParams).frequency private val pbusFreq = outer.p(PeripheryBusKey).frequency
private val rtcFreq = outer.p(DTSTimebase) private val rtcFreq = outer.p(DTSTimebase)
private val internalPeriod: BigInt = pbusFreq / rtcFreq private val internalPeriod: BigInt = pbusFreq / rtcFreq

4
src/main/scala/coreplex/RocketCoreplex.scala
View File

@ -11,8 +11,8 @@ import freechips.rocketchip.tile._
import freechips.rocketchip.tilelink._ import freechips.rocketchip.tilelink._
import freechips.rocketchip.util._ import freechips.rocketchip.util._
case object RocketTilesKey extends Field[Seq[RocketTileParams]] case object RocketTilesKey extends Field[Seq[RocketTileParams]](Nil)
case object RocketCrossing extends Field[CoreplexClockCrossing] case object RocketCrossing extends Field[CoreplexClockCrossing](SynchronousCrossing())
trait HasRocketTiles extends HasSystemBus trait HasRocketTiles extends HasSystemBus
with HasPeripheryBus with HasPeripheryBus

4
src/main/scala/coreplex/SystemBus.scala
View File

@ -15,7 +15,7 @@ case class SystemBusParams(
slaveBuffering: BufferParams = BufferParams.default slaveBuffering: BufferParams = BufferParams.default
) extends TLBusParams ) extends TLBusParams
case object SystemBusParams extends Field[SystemBusParams] case object SystemBusKey extends Field[SystemBusParams]
class SystemBus(params: SystemBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "SystemBus") { class SystemBus(params: SystemBusParams)(implicit p: Parameters) extends TLBusWrapper(params, "SystemBus") {
@ -119,7 +119,7 @@ class SystemBus(params: SystemBusParams)(implicit p: Parameters) extends TLBusWr
* for use in traits that connect individual devices or external ports. * for use in traits that connect individual devices or external ports.
*/ */
trait HasSystemBus extends HasInterruptBus { trait HasSystemBus extends HasInterruptBus {
private val sbusParams = p(SystemBusParams) private val sbusParams = p(SystemBusKey)
val sbusBeatBytes = sbusParams.beatBytes val sbusBeatBytes = sbusParams.beatBytes
val sbus = new SystemBus(sbusParams) val sbus = new SystemBus(sbusParams)

2
src/main/scala/devices/debug/DebugTransport.scala
View File

@ -19,7 +19,7 @@ case class JtagDTMConfig (
// the lines of p(JtagDTMKey).idcodeManufId.U(11.W). // the lines of p(JtagDTMKey).idcodeManufId.U(11.W).
debugIdleCycles : Int) debugIdleCycles : Int)
case object JtagDTMKey extends Field[JtagDTMConfig] case object JtagDTMKey extends Field[JtagDTMConfig](new JtagDTMKeyDefault())
class JtagDTMKeyDefault extends JtagDTMConfig( class JtagDTMKeyDefault extends JtagDTMConfig(
idcodeVersion = 0, idcodeVersion = 0,

2
src/main/scala/devices/debug/Periphery.scala
View File

@ -12,7 +12,7 @@ import freechips.rocketchip.jtag._
import freechips.rocketchip.util._ import freechips.rocketchip.util._
/** A knob selecting one of the two possible debug interfaces */ /** A knob selecting one of the two possible debug interfaces */
case object IncludeJtagDTM extends Field[Boolean] case object IncludeJtagDTM extends Field[Boolean](false)
/** A wrapper bundle containing one of the two possible debug interfaces */ /** A wrapper bundle containing one of the two possible debug interfaces */
class DebugIO(implicit p: Parameters) extends ParameterizedBundle()(p) { class DebugIO(implicit p: Parameters) extends ParameterizedBundle()(p) {

4
src/main/scala/devices/tilelink/Clint.scala
View File

@ -30,7 +30,7 @@ case class ClintParams(baseAddress: BigInt = 0x02000000, intStages: Int = 0)
def address = AddressSet(baseAddress, ClintConsts.size-1) def address = AddressSet(baseAddress, ClintConsts.size-1)
} }
case object ClintParams extends Field[ClintParams] case object ClintKey extends Field(ClintParams())
class CoreplexLocalInterrupter(params: ClintParams)(implicit p: Parameters) extends LazyModule class CoreplexLocalInterrupter(params: ClintParams)(implicit p: Parameters) extends LazyModule
{ {
@ -96,6 +96,6 @@ class CoreplexLocalInterrupter(params: ClintParams)(implicit p: Parameters) exte
/** Trait that will connect a Clint to a coreplex */ /** Trait that will connect a Clint to a coreplex */
trait HasPeripheryClint extends HasPeripheryBus { trait HasPeripheryClint extends HasPeripheryBus {
val clint = LazyModule(new CoreplexLocalInterrupter(p(ClintParams))) val clint = LazyModule(new CoreplexLocalInterrupter(p(ClintKey)))
clint.node := pbus.toVariableWidthSlaves clint.node := pbus.toVariableWidthSlaves
} }

4
src/main/scala/devices/tilelink/Plic.scala
View File

@ -58,7 +58,7 @@ case class PLICParams(baseAddress: BigInt = 0xC000000, maxPriorities: Int = 7, i
def address = AddressSet(baseAddress, PLICConsts.size-1) def address = AddressSet(baseAddress, PLICConsts.size-1)
} }
case object PLICParams extends Field[PLICParams] case object PLICKey extends Field(PLICParams())
/** Platform-Level Interrupt Controller */ /** Platform-Level Interrupt Controller */
class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
@ -238,7 +238,7 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
/** Trait that will connect a PLIC to a coreplex */ /** Trait that will connect a PLIC to a coreplex */
trait HasPeripheryPLIC extends HasInterruptBus with HasPeripheryBus { trait HasPeripheryPLIC extends HasInterruptBus with HasPeripheryBus {
val plic = LazyModule(new TLPLIC(p(PLICParams))) val plic = LazyModule(new TLPLIC(p(PLICKey)))
plic.node := pbus.toVariableWidthSlaves plic.node := pbus.toVariableWidthSlaves
plic.intnode := ibus.toPLIC plic.intnode := ibus.toPLIC
} }

2
src/main/scala/diplomacy/DeviceTree.scala
View File

@ -8,7 +8,7 @@ import java.io.{ByteArrayInputStream, ByteArrayOutputStream}
case object DTSModel extends Field[String] case object DTSModel extends Field[String]
case object DTSCompat extends Field[Seq[String]] // -dev, -soc case object DTSCompat extends Field[Seq[String]] // -dev, -soc
case object DTSTimebase extends Field[BigInt] // Clock frequency of clint RTC (use 0 if you don't know it) case object DTSTimebase extends Field[BigInt](0) // Clock frequency of clint RTC (use 0 if you don't know it)
object DTS object DTS
{ {

7
src/main/scala/diplomacy/package.scala
View File

@ -22,6 +22,13 @@ package object diplomacy
} }
} }
implicit class BigIntHexContext(val sc: StringContext) extends AnyVal {
def x(args: Any*): BigInt = {
val orig = sc.s(args: _*)
BigInt(orig.replace("_", ""), 16)
}
}
def SinkCardinality[T](body: Parameters => T)(implicit p: Parameters) = body(p.alterPartial { def SinkCardinality[T](body: Parameters => T)(implicit p: Parameters) = body(p.alterPartial {
case CardinalityInferenceDirectionKey => CardinalityInferenceDirection.SINK_TO_SOURCE case CardinalityInferenceDirectionKey => CardinalityInferenceDirection.SINK_TO_SOURCE
}) })

4
src/main/scala/groundtest/Configs.scala
View File

@ -25,8 +25,8 @@ class WithTraceGen(params: Seq[DCacheParams], nReqs: Int = 8192) extends Config(
addrBag = { addrBag = {
val nSets = 2 val nSets = 2
val nWays = 1 val nWays = 1
val blockOffset = site(SystemBusParams).blockOffset val blockOffset = site(SystemBusKey).blockOffset
val nBeats = site(SystemBusParams).blockBeats val nBeats = site(SystemBusKey).blockBeats
List.tabulate(4 * nWays) { i => List.tabulate(4 * nWays) { i =>
Seq.tabulate(nBeats) { j => BigInt((j * 8) + ((i * nSets) << blockOffset)) } Seq.tabulate(nBeats) { j => BigInt((j * 8) + ((i * nSets) << blockOffset)) }
}.flatten }.flatten

4
src/main/scala/rocket/TLB.scala
View File

@ -13,8 +13,8 @@ import freechips.rocketchip.tile.{XLen, CoreModule, CoreBundle}
import freechips.rocketchip.tilelink._ import freechips.rocketchip.tilelink._
import freechips.rocketchip.util._ import freechips.rocketchip.util._
case object PgLevels extends Field[Int] case object PgLevels extends Field[Int](2)
case object ASIdBits extends Field[Int] case object ASIdBits extends Field[Int](0)
class SFenceReq(implicit p: Parameters) extends CoreBundle()(p) { class SFenceReq(implicit p: Parameters) extends CoreBundle()(p) {
val rs1 = Bool() val rs1 = Bool()

21
src/main/scala/system/Configs.scala
View File

@ -6,32 +6,27 @@ package freechips.rocketchip.system
import Chisel._ import Chisel._
import freechips.rocketchip.config.Config import freechips.rocketchip.config.Config
import freechips.rocketchip.coreplex._ import freechips.rocketchip.coreplex._
import freechips.rocketchip.devices.debug._ import freechips.rocketchip.devices.debug.{IncludeJtagDTM, JtagDTMKey}
import freechips.rocketchip.devices.tilelink._
import freechips.rocketchip.diplomacy._ import freechips.rocketchip.diplomacy._
class BaseConfig extends Config(new BaseCoreplexConfig().alter((site,here,up) => { class BaseConfig extends Config(new BaseCoreplexConfig().alter((site,here,up) => {
// DTS descriptive parameters // DTS descriptive parameters
case DTSModel => "freechips,rocketchip-unknown" case DTSModel => "freechips,rocketchip-unknown"
case DTSCompat => Nil case DTSCompat => Nil
case DTSTimebase => BigInt(1000000) // 1 MHz
// External port parameters // External port parameters
case IncludeJtagDTM => false
case JtagDTMKey => new JtagDTMKeyDefault()
case NExtTopInterrupts => 2 case NExtTopInterrupts => 2
case ExtMem => MasterPortParams( case ExtMem => MasterPortParams(
base = 0x80000000L, base = x"8000_0000",
size = 0x10000000L, size = x"1000_0000",
beatBytes = site(MemoryBusParams).beatBytes, beatBytes = site(MemoryBusKey).beatBytes,
idBits = 4) idBits = 4)
case ExtBus => MasterPortParams( case ExtBus => MasterPortParams(
base = 0x60000000L, base = x"6000_0000",
size = 0x20000000L, size = x"2000_0000",
beatBytes = site(MemoryBusParams).beatBytes, beatBytes = site(MemoryBusKey).beatBytes,
idBits = 4) idBits = 4)
case ExtIn => SlavePortParams(beatBytes = 8, idBits = 8, sourceBits = 4) case ExtIn => SlavePortParams(beatBytes = 8, idBits = 8, sourceBits = 4)
// Additional device Parameters
case ErrorParams => ErrorParams(Seq(AddressSet(0x3000, 0xfff)))
case BootROMParams => BootROMParams(contentFileName = "./bootrom/bootrom.img")
})) }))
class DefaultConfig extends Config(new WithNBigCores(1) ++ new BaseConfig) class DefaultConfig extends Config(new WithNBigCores(1) ++ new BaseConfig)

2
src/main/scala/tilelink/Bus.scala
View File

@ -6,7 +6,7 @@ import Chisel._
import freechips.rocketchip.config.{Field, Parameters} import freechips.rocketchip.config.{Field, Parameters}
import freechips.rocketchip.diplomacy._ import freechips.rocketchip.diplomacy._
case object TLBusDelayProbability extends Field[Double] case object TLBusDelayProbability extends Field[Double](0.0)
/** Specifies widths of various attachement points in the SoC */ /** Specifies widths of various attachement points in the SoC */
trait TLBusParams { trait TLBusParams {

3
src/main/scala/tilelink/Fragmenter.scala
View File

@ -66,8 +66,7 @@ class TLFragmenter(val minSize: Int, val maxSize: Int, val alwaysMin: Boolean =
require (fifoId.isDefined && managers.map(_.fifoId == fifoId).reduce(_ && _)) require (fifoId.isDefined && managers.map(_.fifoId == fifoId).reduce(_ && _))
require (manager.endSinkId <= 1) require (manager.endSinkId <= 1)
// We don't support fragmenting to sub-beat accesses require (minSize >= beatBytes, s"We don't support fragmenting ($minSize) to sub-beat ($beatBytes) accesses")
require (minSize >= beatBytes)
// We can't support devices which are cached on both sides of us // We can't support devices which are cached on both sides of us
require (!edgeOut.manager.anySupportAcquireB || !edgeIn.client.anySupportProbe) require (!edgeOut.manager.anySupportAcquireB || !edgeIn.client.anySupportProbe)

12
src/main/scala/tilelink/Parameters.scala
View File

@ -30,12 +30,12 @@ case class TLManagerParameters(
address.foreach { a => require (a.finite) } address.foreach { a => require (a.finite) }
address.combinations(2).foreach { case Seq(x,y) => require (!x.overlaps(y), s"$x and $y overlap.") } address.combinations(2).foreach { case Seq(x,y) => require (!x.overlaps(y), s"$x and $y overlap.") }
require (supportsPutFull.contains(supportsPutPartial)) require (supportsPutFull.contains(supportsPutPartial), s"PutFull($supportsPutFull) < PutPartial($supportsPutPartial)")
require (supportsPutFull.contains(supportsArithmetic)) require (supportsPutFull.contains(supportsArithmetic), s"PutFull($supportsPutFull) < Arithmetic($supportsArithmetic)")
require (supportsPutFull.contains(supportsLogical)) require (supportsPutFull.contains(supportsLogical), s"PutFull($supportsPutFull) < Logical($supportsLogical)")
require (supportsGet.contains(supportsArithmetic)) require (supportsGet.contains(supportsArithmetic), s"Get($supportsGet) < Arithmetic($supportsArithmetic)")
require (supportsGet.contains(supportsLogical)) require (supportsGet.contains(supportsLogical), s"Get($supportsGet) < Logical($supportsLogical)")
require (supportsAcquireB.contains(supportsAcquireT)) require (supportsAcquireB.contains(supportsAcquireT), s"AcquireB($supportsAcquireB) < AcquireT($supportsAcquireT)")
// Make sure that the regionType agrees with the capabilities // Make sure that the regionType agrees with the capabilities
require (!supportsAcquireB || regionType >= RegionType.UNCACHED) // acquire -> uncached, tracked, cached require (!supportsAcquireB || regionType >= RegionType.UNCACHED) // acquire -> uncached, tracked, cached