riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

use implicit parameters for ALU

Browse Source
This commit is contained in:
Howard Mao 2015-11-30 17:35:33 -08:00
parent 90991014a0
commit e80340198a
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/dpath_alu.scala
View File

@ -43,7 +43,7 @@ object ALU
} }
import ALU._ import ALU._
class ALU(xLen: Int) extends Module { class ALU(implicit p: Parameters) extends CoreModule()(p) {
val io = new Bundle { val io = new Bundle {
val dw = Bits(INPUT, SZ_DW) val dw = Bits(INPUT, SZ_DW)
val fn = Bits(INPUT, SZ_ALU_FN) val fn = Bits(INPUT, SZ_ALU_FN)

2
rocket/src/main/scala/rocket.scala
View File

@ -239,7 +239,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p) {
A2_IMM -> ex_imm, A2_IMM -> ex_imm,
A2_FOUR -> SInt(4))) A2_FOUR -> SInt(4)))
val alu = Module(new ALU(xLen)) val alu = Module(new ALU)
alu.io.dw := ex_ctrl.alu_dw alu.io.dw := ex_ctrl.alu_dw
alu.io.fn := ex_ctrl.alu_fn alu.io.fn := ex_ctrl.alu_fn
alu.io.in2 := ex_op2.toUInt alu.io.in2 := ex_op2.toUInt