riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

diplomacy: support multiple ports behind a BlindNode

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-01-19 19:07:14 -08:00
1 parent 258abc5629
commit e7b35b4bb6
8 files changed
+43 -39
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocketchip/TestHarness.scala
+1 -1
View File
@@ -46,7 +46,7 @@ class TestHarness()(implicit p: Parameters) extends Module {
class SimAXIMem(size: BigInt)(implicit p: Parameters) extends LazyModule {
val config = p(ExtMem)
val node = AXI4BlindInputNode(AXI4MasterPortParameters(Seq(AXI4MasterParameters(IdRange(0, 1 << config.idBits)))))
val node = AXI4BlindInputNode(Seq(AXI4MasterPortParameters(Seq(AXI4MasterParameters(IdRange(0, 1 << config.idBits))))))
val sram = LazyModule(new AXI4RAM(AddressSet(0, size-1), beatBytes = config.beatBytes))
sram.node := AXI4Buffer()(AXI4Fragmenter(maxInFlight = 4)(node))