riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

don't update xact_vol_irel if not a voluntary irel

Browse Source
This commit is contained in:
Howard Mao 2016-07-18 17:05:23 -07:00
parent 84098db81f
commit e5cccc0526
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
uncore/src/main/scala/agents/Trackers.scala
View File

@ -257,9 +257,11 @@ trait AcceptsVoluntaryReleases extends HasVoluntaryReleaseMetadataBuffer {
val irel_fire = (irel_is_allocating || irel_is_merging) && io.inner.release.ready
when (irel_fire) {
when (io.irel().first()) {
xact_vol_ir_r_type := io.irel().r_type
xact_vol_ir_src := io.irel().client_id
xact_vol_ir_client_xact_id := io.irel().client_xact_id
when (io.irel().isVoluntary()) {
xact_vol_ir_r_type := io.irel().r_type
xact_vol_ir_src := io.irel().client_id
xact_vol_ir_client_xact_id := io.irel().client_xact_id
}
// If this release has data, set all the pending bits except the first.
// Otherwise, clear all the pending bits
pending_irel_data := Mux(io.irel().hasMultibeatData(),