riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix LoadGen zero flag

Browse Source
This commit is contained in:
Andrew Waterman 2015-11-25 20:52:30 -08:00
parent 27df04354f
commit e52685f2e9
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
uncore/src/main/scala/amoalu.scala
View File

@ -40,8 +40,9 @@ class LoadGen(typ: UInt, addr: UInt, dat: UInt, zero: Bool, maxSize: Int) {
for (i <- log2Up(maxSize)-1 to logMinSize by -1) { for (i <- log2Up(maxSize)-1 to logMinSize by -1) {
val pos = 8 << i val pos = 8 << i
val shifted = Mux(addr(i), res(2*pos-1,pos), res(pos-1,0)) val shifted = Mux(addr(i), res(2*pos-1,pos), res(pos-1,0))
val zeroed = if (i > 0) shifted else Mux(zero, UInt(0), shifted) val doZero = Bool(i == 0) && zero
res = Cat(Mux(t.size === UInt(i), Fill(8*maxSize-pos, signed && zeroed(pos-1)), res(8*maxSize-1,pos)), zeroed) val zeroed = Mux(doZero, UInt(0), shifted)
res = Cat(Mux(t.size === UInt(i) || doZero, Fill(8*maxSize-pos, signed && zeroed(pos-1)), res(8*maxSize-1,pos)), zeroed)
} }
res res
} }