riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Top: print memory region properties, RWX [C]

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-17 00:16:00 -07:00
parent 75c73fce37
commit e3d2bd3323
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/main/scala/rocketchip/Top.scala
View File

@ -76,7 +76,12 @@ class BaseTopModule[+L <: BaseTop, +B <: BaseTopBundle](val p: Parameters, l: L,
val name = entry.name val name = entry.name
val start = entry.region.start val start = entry.region.start
val end = entry.region.start + entry.region.size - 1 val end = entry.region.start + entry.region.size - 1
println(f"\t$name%s $start%x - $end%x") val prot = entry.region.attr.prot
val protStr = (if ((prot & AddrMapProt.R) > 0) "R" else "") +
(if ((prot & AddrMapProt.W) > 0) "W" else "") +
(if ((prot & AddrMapProt.X) > 0) "X" else "")
val cacheable = if (entry.region.attr.cacheable) " [C]" else ""
println(f"\t$name%s $start%x - $end%x, $protStr$cacheable")
} }
println("Generated Configuration String") println("Generated Configuration String")