riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: distinguish two levels of uncacheability

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-08-24 16:07:45 -07:00
parent e506309998
commit e24ba61754
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
uncore/src/main/scala/tilelink2/Parameters.scala
View File

@ -11,8 +11,9 @@ object RegionType {
case object CACHED extends T case object CACHED extends T
case object TRACKED extends T case object TRACKED extends T
case object UNCACHED extends T case object UNCACHED extends T
case object UNCACHEABLE extends T case object PUT_EFFECTS extends T
val cases = Seq(CACHED, TRACKED, UNCACHED, UNCACHEABLE) case object GET_EFFECTS extends T // GET_EFFECTS => PUT_EFFECTS
val cases = Seq(CACHED, TRACKED, UNCACHED, PUT_EFFECTS, GET_EFFECTS)
} }
// A non-empty half-open range; [start, end) // A non-empty half-open range; [start, end)
@ -99,7 +100,7 @@ case class AddressSet(mask: BigInt, base: Option[BigInt] = None)
case class TLManagerParameters( case class TLManagerParameters(
address: Seq[AddressSet], address: Seq[AddressSet],
sinkId: IdRange = IdRange(0, 1), sinkId: IdRange = IdRange(0, 1),
regionType: RegionType.T = RegionType.UNCACHEABLE, regionType: RegionType.T = RegionType.GET_EFFECTS,
// Supports both Acquire+Release+Finish of these sizes // Supports both Acquire+Release+Finish of these sizes
supportsAcquire: TransferSizes = TransferSizes.none, supportsAcquire: TransferSizes = TransferSizes.none,
supportsArithmetic: TransferSizes = TransferSizes.none, supportsArithmetic: TransferSizes = TransferSizes.none,