riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

simplify TileLinkParameters with Option

Browse Source
This commit is contained in:
Henry Cook
2015-10-16 18:24:02 -07:00
parent 49667aa4b0
commit e1f573918d
2 changed files with 7 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
uncore/src/main/scala/tilelink.scala
View File

@ -33,10 +33,12 @@ case class TileLinkParameters(
maxManagerXacts: Int,
addrBits: Int,
dataBits: Int,
dataBeats: Int = 4)
(val dataBitsPerBeat: Int = dataBits / dataBeats,
val writeMaskBits: Int = ((dataBits / dataBeats) - 1) / 8 + 1) {
dataBeats: Int = 4,
overrideDataBitsPerBeat: Option[Int] = None
) {
val nClients = nCachingClients + nCachelessClients
val writeMaskBits: Int = ((dataBits / dataBeats) - 1) / 8 + 1
val dataBitsPerBeat: Int = overrideDataBitsPerBeat.getOrElse(dataBits / dataBeats)
}