riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

remove ext_mem interface

Browse Source 
hindsight is 20/20
This commit is contained in:
Andrew Waterman
2012-02-26 18:53:39 -08:00
parent 2d04664a98
commit e12b9eae93
4 changed files with 21 additions and 52 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/consts.scala
View File

@ -164,7 +164,7 @@ object Constants
val PERM_BITS = 6;
// rocketNBDCache parameters
val DCACHE_PORTS = 2
val DCACHE_PORTS = 3
val CPU_DATA_BITS = 64;
val CPU_TAG_BITS = 9;
val DCACHE_TAG_BITS = log2up(DCACHE_PORTS) + CPU_TAG_BITS