riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

secondary miss bug

Browse Source
This commit is contained in:
Henry Cook 2015-03-05 14:40:31 -08:00
parent 8e41fcf6fc
commit df79e7ff8d
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
uncore/src/main/scala/coherence.scala
View File

@ -60,9 +60,7 @@ trait HasClientSideCoherencePolicy {
first_cmd: UInt,
second_cmd: UInt,
meta: ClientMetadata): Bool = {
isWriteIntent(second_cmd) &&
!isWriteIntent(first_cmd) ||
(getAcquireType(first_cmd, meta) != getAcquireType(second_cmd, meta))
isWriteIntent(second_cmd) && !isWriteIntent(first_cmd)
}
//TODO: Assumes all cache ctrl ops writeback dirty data, and
// doesn't issue transaction when e.g. downgrading Exclusive to Shared: