riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: be careful; apply Andrew's masking trick everywhere

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-09-04 17:48:45 -07:00
parent fb262558ee
commit df32cc3887
3 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/uncore/tilelink2/TLNodes.scala
View File

@ -23,10 +23,10 @@ object TLImp extends NodeImp[TLClientPortParameters, TLManagerPortParameters, TL
require (eo.asInstanceOf[TLEdgeParameters] == ei.asInstanceOf[TLEdgeParameters])
TLMonitor.legalize(bo, eo, bi, ei)
bi <> bo
val mask = ~UInt(ei.manager.beatBytes - 1)
bi.a.bits.address := (mask & bo.a.bits.address)
bo.b.bits.address := (mask & bi.b.bits.address)
bi.c.bits.address := (mask & bo.c.bits.address)
val mask = UInt(ei.manager.beatBytes - 1)
bi.a.bits.address := ~(mask | ~bo.a.bits.address)
bo.b.bits.address := ~(mask | ~bi.b.bits.address)
bi.c.bits.address := ~(mask | ~bo.c.bits.address)
}
}