riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

further generalize fpga/vlsi builds

Browse Source
This commit is contained in:
Yunsup Lee
2014-09-08 00:21:57 -07:00
parent 3175a40509
commit ddfd3ce968
8 changed files with 45 additions and 48 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
fsim/Makefile
View File

@ -15,6 +15,9 @@ mem_gen = $(base_dir)/fsim/fpga_mem_gen
sim_dir = .
output_dir = $(sim_dir)/output
BACKEND = fpga
CONFIG = DefaultFPGAConfig
include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag
include $(base_dir)/vsim/Makefrag-sim