riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

arbiter probe ready bugfix

Browse Source
This commit is contained in:
Henry Cook 2015-03-12 09:33:56 -07:00
parent 2c31ed6426
commit dcc84c4dd3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/tilelink.scala
View File

@ -572,7 +572,7 @@ abstract class TileLinkArbiterLike(val arbN: Int) extends TLModule
mngr: DecoupledIO[LogicalNetworkIO[M]]) {
clts.map{ _.valid := mngr.valid }
clts.map{ _.bits := mngr.bits }
mngr.ready := clts.map(_.ready).reduce(_||_)
mngr.ready := clts.map(_.ready).reduce(_&&_)
}
}