riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: move TLBuffers for L2 and socBus

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-01-20 22:23:36 -08:00
parent e8ce32a156
commit dcadd5a006
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/coreplex/CoreplexNetwork.scala
View File

@ -34,9 +34,8 @@ trait CoreplexNetwork extends HasCoreplexParameters {
l1tol2.node))) l1tol2.node)))
mmio := mmio :=
TLBuffer()(
TLWidthWidget(l1tol2_beatBytes)( TLWidthWidget(l1tol2_beatBytes)(
l1tol2.node)) l1tol2.node)
} }
trait CoreplexNetworkBundle extends HasCoreplexParameters { trait CoreplexNetworkBundle extends HasCoreplexParameters {
@ -99,7 +98,7 @@ trait BankedL2CoherenceManagersModule extends CoreplexNetworkModule {
trait HasL2MasterPort extends CoreplexNetwork { trait HasL2MasterPort extends CoreplexNetwork {
val module: HasL2MasterPortModule val module: HasL2MasterPortModule
val l2in = TLInputNode() val l2in = TLInputNode()
l1tol2.node := l2in l1tol2.node := TLBuffer()(l2in)
} }
trait HasL2MasterPortBundle extends CoreplexNetworkBundle { trait HasL2MasterPortBundle extends CoreplexNetworkBundle {