riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Final parameter refactor.

Browse Source
This commit is contained in:
Henry Cook 2014-08-23 01:19:36 -07:00
parent e26f8a6f6a
commit dc5643b12f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/src/main/scala/cache.scala
View File

@ -1,6 +1,7 @@
package uncore
import Chisel._
case object CacheName extends Field[String]
case object NSets extends Field[Int]
case object NWays extends Field[Int]
case object BlockOffBits extends Field[Int]