set MEM_TAG_BITS to 5 when HAVE_VEC is true, since NMSHR=4
This commit is contained in:
parent
5f33ab24b0
commit
dba99e07a9
@ -217,7 +217,7 @@ object Constants
|
|||||||
val P_REP_COPY_ACK = UFix(5, P_REP_TYPE_BITS)
|
val P_REP_COPY_ACK = UFix(5, P_REP_TYPE_BITS)
|
||||||
|
|
||||||
// external memory interface
|
// external memory interface
|
||||||
val MEM_TAG_BITS = 4
|
val MEM_TAG_BITS = if (HAVE_VEC) 5 else 4
|
||||||
val MEM_DATA_BITS = 128
|
val MEM_DATA_BITS = 128
|
||||||
val REFILL_CYCLES = (1 << OFFSET_BITS)*8/MEM_DATA_BITS
|
val REFILL_CYCLES = (1 << OFFSET_BITS)*8/MEM_DATA_BITS
|
||||||
require(MEM_TAG_BITS >= max(TILE_XACT_ID_BITS, GLOBAL_XACT_ID_BITS))
|
require(MEM_TAG_BITS >= max(TILE_XACT_ID_BITS, GLOBAL_XACT_ID_BITS))
|
||||||
|
Loading…
Reference in New Issue
Block a user