riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: HasTiles supplies def tileParams

Browse Source
This commit is contained in:
Henry Cook
2017-12-18 12:19:38 -08:00
parent ddaeedf2d0
commit d9c5ec4f7b
2 changed files with 1 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/HasTiles.scala
View File

@@ -15,7 +15,7 @@ class ClockedTileInputs(implicit val p: Parameters) extends ParameterizedBundle
trait HasTiles extends HasSystemBus {
val tiles: Seq[BaseTile]
protected def tileParams: Seq[TileParams]
protected def tileParams: Seq[TileParams] = tiles.map(_.tileParams)
def nTiles: Int = tileParams.size
def hartIdList: Seq[Int] = tileParams.map(_.hartid)
def localIntCounts: Seq[Int] = tileParams.map(_.core.nLocalInterrupts)

1
src/main/scala/coreplex/RocketCoreplex.scala
View File

@@ -140,7 +140,6 @@ trait HasRocketTilesModuleImp extends HasTilesModuleImp
class RocketCoreplex(implicit p: Parameters) extends BaseCoreplex
with HasRocketTiles {
val tiles = rocketTiles
def tileParams = rocketTiles.map(_.tileParams)
override lazy val module = new RocketCoreplexModule(this)
}