riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

DefaultRV32Config should provide fdiv/fsqrt

Browse Source 
This is a holdover from before we had built the functional unit.
This commit is contained in:
Andrew Waterman 2018-02-20 15:44:30 -08:00
parent b487448961
commit d4fb7ad6a2
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/coreplex/Configs.scala
View File

@ -165,8 +165,7 @@ class WithRV32 extends Config((site, here, up) => {
case XLen => 32 case XLen => 32
case RocketTilesKey => up(RocketTilesKey, site) map { r => case RocketTilesKey => up(RocketTilesKey, site) map { r =>
r.copy(core = r.core.copy( r.copy(core = r.core.copy(
mulDiv = Some(MulDivParams(mulUnroll = 8)), mulDiv = Some(MulDivParams(mulUnroll = 8))))
fpu = r.core.fpu.map(_.copy(divSqrt = false))))
} }
}) })