riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

refined vector exception interface

Browse Source
This commit is contained in:
Yunsup Lee
2012-03-03 16:11:54 -08:00
parent e28a551368
commit d4ec7ff4d9
5 changed files with 13 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/cpu.scala
View File

@ -200,6 +200,8 @@ class rocketProc(resetSignal: Bool = null) extends Component(resetSignal)
// exceptions
vu.io.cpu_exception.addr := dpath.io.vec_iface.eaddr.toUFix
vu.io.cpu_exception.exception := dpath.io.vec_iface.exception
vu.io.cpu_exception.kill := dpath.io.vec_iface.kill
vu.io.cpu_exception.hold := dpath.io.vec_iface.hold
ctrl.io.vec_iface.exception_ack_valid := vu.io.exception_ack_valid
vu.io.exception_ack_ready := ctrl.io.vec_iface.exception_ack_ready
ctrl.io.vec_iface.kill_ack_valid := vu.io.kill_ack_valid