riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

refined vector exception interface

Browse Source
This commit is contained in:
Yunsup Lee committed 2012-03-03 16:11:54 -08:00
1 parent e28a551368
commit d4ec7ff4d9
5 files changed
+13 -8
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/consts.scala
-1
View File
@@ -144,7 +144,6 @@ object Constants
val PCR_VECBANK = UFix(18, 5);
// temporaries for vector, these will go away
val PCR_VEC_CNT = UFix(29, 5)
val PCR_VEC_EADDR = UFix(30, 5)
val PCR_VEC_XCPT = UFix(31, 5)