riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Don't update BTB when garbage was fetched

Browse Source
This commit is contained in:
Andrew Waterman
2013-08-24 14:40:13 -07:00
parent 52e31f3298
commit d1b5076fee
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/ctrl.scala
View File

@@ -660,7 +660,7 @@ class Control(implicit conf: RocketConfiguration) extends Module
Mux(!ex_reg_btb_hit, PC_EX, // mispredicted taken branch
PC_EX4))))) // mispredicted not taken branch
io.imem.req.bits.mispredict := !take_pc_wb && take_pc_ex
io.imem.req.bits.mispredict := !take_pc_wb && take_pc_ex && !ex_reg_xcpt
io.imem.req.bits.taken := !ex_reg_btb_hit || ex_reg_jalr
io.imem.req.valid := take_pc