riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: WithStatelessBridge => WithIncoherentTiles (#1092)

Browse Source
This commit is contained in:
Henry Cook
2017-11-07 13:47:56 -08:00
committed by GitHub
parent bdda2cb145
commit d096fd206b
2 changed files with 7 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/system/Configs.scala
View File

@ -65,11 +65,10 @@ class DualCoreConfig extends Config(
class TinyConfig extends Config(
new WithNMemoryChannels(0) ++
new WithStatelessBridge ++
new WithIncoherentTiles ++
new With1TinyCore ++
new BaseConfig)
class BaseFPGAConfig extends Config(new BaseConfig)
class DefaultFPGAConfig extends Config(new WithNSmallCores(1) ++ new BaseFPGAConfig)