riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

new enum syntax

Browse Source
This commit is contained in:
Henry Cook
2013-09-10 10:51:35 -07:00
parent cfbfa6b895
commit d06e24ac24
6 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/tlb.scala
View File

@ -93,7 +93,7 @@ class TLB(entries: Int) extends Module
val ptw = new TLBPTWIO
}
val s_ready :: s_request :: s_wait :: s_wait_invalidate :: Nil = Enum(4) { UInt() }
val s_ready :: s_request :: s_wait :: s_wait_invalidate :: Nil = Enum(UInt(), 4)
val state = Reg(init=s_ready)
val r_refill_tag = Reg(UInt())
val r_refill_waddr = Reg(UInt())