riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

new enum syntax

Browse Source
This commit is contained in:
Henry Cook committed 2013-09-10 10:51:35 -07:00
1 parent cfbfa6b895
commit d06e24ac24
6 files changed
+9 -9
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

rocket/src/main/scala/ptw.scala
+1 -1
View File
@@ -39,7 +39,7 @@ class PTW(n: Int)(implicit conf: RocketConfiguration) extends Module
val bitsPerLevel = VPN_BITS/levels
require(VPN_BITS == levels * bitsPerLevel)
val s_ready :: s_req :: s_wait :: s_done :: s_error :: Nil = Enum(5) { UInt() };
val s_ready :: s_req :: s_wait :: s_done :: s_error :: Nil = Enum(UInt(), 5)
val state = Reg(init=s_ready)
val count = Reg(UInt(width = log2Up(levels)))