riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add FPGA test bench

Browse Source 
The memory models now support back pressure on the response.
This commit is contained in:
Andrew Waterman
2013-05-02 04:58:43 -07:00
parent d2e1828714
commit cfa86dba4f
11 changed files with 87 additions and 72 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
csrc/mm_dramsim2.h
View File

@ -12,7 +12,7 @@ class mm_dramsim2_t : public mm_t
public:
mm_dramsim2_t() : store_inflight(false), store_count(0) {}
virtual void init(size_t sz);
virtual void init(size_t sz, int word_size, int line_size);
virtual bool req_cmd_ready() { return mem->willAcceptTransaction() && !store_inflight; }
virtual bool req_data_ready() { return mem->willAcceptTransaction() && store_inflight; }
@ -27,7 +27,8 @@ class mm_dramsim2_t : public mm_t
uint64_t req_cmd_addr,
uint64_t req_cmd_tag,
bool req_data_val,
void* req_data_bits
void* req_data_bits,
bool resp_rdy
);