riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

remove aborts

Browse Source
This commit is contained in:
Andrew Waterman 2013-03-19 15:31:18 -07:00 committed by Henry Cook
parent cf76665d09
commit ce4c1aa566
2 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/RocketChip.scala
View File

@ -415,7 +415,6 @@ class Top extends Component {
tl.release_data.bits.header.dst := UFix(0)
p_rep_data_q.ready := tl.release_data.ready
tile.io.tilelink.abort <> Queue(tl.abort)
tile.io.tilelink.grant <> Queue(tl.grant, 1, pipe = true)
tile.io.tilelink.probe <> Queue(tl.probe)
il := hl.reset

1
src/main/scala/fpga.scala
View File

@ -68,7 +68,6 @@ class FPGATop extends Component {
il := hl.reset
tl.acquire <> Queue(tile.io.tilelink.acquire)
tl.acquire_data <> Queue(tile.io.tilelink.acquire_data)
tile.io.tilelink.abort <> Queue(tl.abort)
tile.io.tilelink.grant <> Queue(tl.grant)
tl.grant_ack <> Queue(tile.io.tilelink.grant_ack)
tile.io.tilelink.probe <> Queue(tl.probe)