riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

use scala firrtl instead of stanza firrtl

Browse Source
This commit is contained in:
Howard Mao 2016-03-30 19:35:25 -07:00
parent be612e3843
commit c831a0a4e5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/Makefrag-verilog
View File

@ -18,7 +18,7 @@ else
FIRRTL ?= $(base_dir)/firrtl/utils/bin/firrtl FIRRTL ?= $(base_dir)/firrtl/utils/bin/firrtl
$(FIRRTL): $(FIRRTL):
$(MAKE) -C $(base_dir)/firrtl root_dir=$(base_dir)/firrtl build $(MAKE) -C $(base_dir)/firrtl root_dir=$(base_dir)/firrtl build-scala
# If I don't mark these as .SECONDARY then make will delete these internal # If I don't mark these as .SECONDARY then make will delete these internal
# files. # files.