riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip: remove obsolete TL1 config

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-11-17 14:24:45 -08:00
parent dfc3a0dafb
commit c82b371354
4 changed files with 0 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/rocketchip/Configs.scala
View File

@ -34,12 +34,6 @@ class BasePlatformConfig extends Config(
addrBits = site(PAddrBits),
idBits = site(EdgeIDBits))
case TLEmitMonitors => true
case TLKey("EdgetoSlave") =>
site(TLKey("L1toL2")).copy(dataBeats = edgeDataBeats)
case TLKey("MCtoEdge") =>
site(TLKey("L2toMC")).copy(dataBeats = edgeDataBeats)
case TLKey("MMIOtoEdge") =>
site(TLKey("L2toMMIO")).copy(dataBeats = edgeDataBeats)
case NExtTopInterrupts => 2
case SOCBusConfig => site(L1toL2Config)
case PeripheryBusConfig => TLBusConfig(beatBytes = 4)

2
src/main/scala/rocketchip/Periphery.scala
View File

@ -85,8 +85,6 @@ trait HasPeripheryParameters {
lazy val nMemAXIChannels = if (tMemChannels == BusType.AXI) nMemChannels else 0
lazy val nMemAHBChannels = if (tMemChannels == BusType.AHB) nMemChannels else 0
lazy val nMemTLChannels = if (tMemChannels == BusType.TL) nMemChannels else 0
lazy val edgeSlaveParams = p.alterPartial({ case TLId => "EdgetoSlave" })
lazy val edgeMemParams = p.alterPartial({ case TLId => "MCtoEdge" })
lazy val peripheryBusConfig = p(PeripheryBusConfig)
lazy val socBusConfig = p(SOCBusConfig)
lazy val cacheBlockBytes = p(CacheBlockBytes)