riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

IntNodes: moved from tilelink to their own package

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-10-25 16:56:51 -07:00
1 parent 6bc9c9fc6c
commit c6f95570df
23 files changed
+208 -130
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/tile/Interrupts.scala
+1 -1
View File
@@ -5,7 +5,7 @@ package freechips.rocketchip.tile
import Chisel._
import freechips.rocketchip.config.Parameters
import freechips.rocketchip.tilelink.{IntSinkNode, IntSinkPortSimple}
import freechips.rocketchip.interrupts.{IntSinkNode, IntSinkPortSimple}
import freechips.rocketchip.util._
class TileInterrupts(implicit p: Parameters) extends CoreBundle()(p) {
src/main/scala/tile/RocketTile.scala
+1
View File
@@ -9,6 +9,7 @@ import freechips.rocketchip.coreplex._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.rocket._
import freechips.rocketchip.tilelink._
import freechips.rocketchip.interrupts._
import freechips.rocketchip.util._
case class RocketTileParams(